联合开发网   搜索   要求与建议
                登陆    注册
排序按匹配   按投票   按下载次数   按上传日期
按分类查找All VHDL/FPGA/Verilog(54) 

[VHDL/FPGA/Verilog] verilog_niuke

牛客网刷题记录,
Niuke.com question brushing record, (2023-08-19, Verilog, 0KB, 下载0次)

http://www.pudn.com/Download/item/id/1692452581746852.html

[VHDL/FPGA/Verilog] red-pitaya-projects

我的红火龙果项目
My Red Pitaya Projects (2022-08-28, Jupyter Notebook, 1741KB, 下载0次)

http://www.pudn.com/Download/item/id/1661664036217212.html

[VHDL/FPGA/Verilog] red-pitaya-tutorials

红火龙果(Xilinx Zynk-7010)的示例项目库,以补充一系列博客文章。
A repository of example projects for the Red Pitaya (Xilinx Zynq-7010) to complement a series of blog posts. (2022-02-13, Tcl, 10KB, 下载0次)

http://www.pudn.com/Download/item/id/1644741005506407.html

[VHDL/FPGA/Verilog] pitaya

论文:红火龙果的定制滤镜设计
Thesis: Custom Filter Designs on the Red Pitaya (2018-01-08, Tcl, 314651KB, 下载0次)

http://www.pudn.com/Download/item/id/1515391869482627.html

[VHDL/FPGA/Verilog] pyrpl-squid

采用红火龙果FPGA的SQUID通量反馈。
SQUID flux feedback with Red Pitaya FPGA. (2022-03-09, Python, 696KB, 下载0次)

http://www.pudn.com/Download/item/id/1646818373969115.html

[VHDL/FPGA/Verilog] acorn-electron-core

用于FPGA回放的橡果电子核心。
Acorn Electron core for the FPGA Replay. (2022-11-20, VHDL, 265KB, 下载0次)

http://www.pudn.com/Download/item/id/1668878836873622.html

[VHDL/FPGA/Verilog] Space_Invaders

博洛尼亚大学VHDL程序“72943-数字系统M”
Progetto VHDL sviluppato nell ambito del corso "72943 - Sistemi Digitali M" dell Università di Bologna (2015-05-27, VHDL, 106KB, 下载0次)

http://www.pudn.com/Download/item/id/1432692335760775.html

[VHDL/FPGA/Verilog] 米联客2020版FPGA课程(MIG DDR篇)-K7

米联客2020版FPGA课程(MIG DDR篇)-K7
FPGA course 2020 (MIG DDR) - KINTEX 7 (2020-11-09, Verilog, 3180KB, 下载30次)

http://www.pudn.com/Download/item/id/1604936664539574.html

[VHDL/FPGA/Verilog] 博合BH-4K02-E01_Specification

User's Guide of Controller Board
User's Guide of Controller Board (2019-12-26, C/C++, 533KB, 下载1次)

http://www.pudn.com/Download/item/id/1577305322719562.html

[VHDL/FPGA/Verilog] HW2+李东方+2019211409

基于数据通路和控制器的高校简单PPM设计
PPM design based on datapath and controller (2019-11-17, Verilog, 252KB, 下载4次)

http://www.pudn.com/Download/item/id/1573975445899449.html

[VHDL/FPGA/Verilog] 9_zhuangtaiji

流水线,三十东方大国的中国饭店制度反腐斗争之中地质构造到广州打工
Pipeline, thirty China's hotel system in the eastern powers, geological structure in the struggle against corruption, working in Guangzhou (2018-08-22, Verilog, 1KB, 下载0次)

http://www.pudn.com/Download/item/id/1534921745207663.html

[VHDL/FPGA/Verilog] OpenM8_CE

大航海脚本美术8脚本,本脚本,已测试只对国服有效
GOV online sc (2016-02-27, C++, 9KB, 下载1次)

http://www.pudn.com/Download/item/id/1456583991841524.html

[VHDL/FPGA/Verilog] LED

用FPGA程序产生LED灯点亮,可以实现跑马灯,交通信号等效果
FPGA LED (2015-06-11, VHDL, 223KB, 下载1次)

http://www.pudn.com/Download/item/id/1433993261521206.html

[VHDL/FPGA/Verilog] music_ic

此為VHDL之音樂IC設計,透過Max Plus II將設計結果顯示。
This is the music of IC design VHDL, designed by Max Plus II results will be displayed. (2014-11-24, VHDL, 396KB, 下载1次)

http://www.pudn.com/Download/item/id/2660973.html

[VHDL/FPGA/Verilog] CSD_Win_VC_v6.0

盛博csd板卡测试程序,上传备份,也可提供参考
ChengBo CSD board testing procedures, upload the backup, also can provide a reference (2013-05-07, Visual C++, 503KB, 下载5次)

http://www.pudn.com/Download/item/id/2232400.html

[VHDL/FPGA/Verilog] 8929736539335

貪食蛇程式寫作,主要說明貪食蛇吃蘋果及上下左右移動
Snake program writing (2012-05-26, VHDL, 7KB, 下载7次)

http://www.pudn.com/Download/item/id/1887692.html

[VHDL/FPGA/Verilog] 3dianti

用Verilog实现模拟三层电梯控制,包括上行、下行、停止、开关门等效果。
Using Verilog to realize simulation of three layer elevator control, including the uplink, downlink, stop, switch door effect. (2012-04-14, WORD, 2756KB, 下载8次)

http://www.pudn.com/Download/item/id/1829341.html

[VHDL/FPGA/Verilog] verilog

题目在压缩包中,如:设计4 位超前进位加法器。并给出测试模块和测试分析结 果。
topic in the packet (2011-12-11, Others, 448KB, 下载6次)

http://www.pudn.com/Download/item/id/1727655.html

[VHDL/FPGA/Verilog] controll

LED控制器 有流水 渐变 等效果。调试通过
LED controller water gradient effects. Debugging (2011-08-31, C/C++, 18KB, 下载21次)

http://www.pudn.com/Download/item/id/1635350.html

[VHDL/FPGA/Verilog] verilog9

verilog實現算術運算後利用7段顯示器將結果輸出
Verilog Arithmetic realize after the use of paragraph 7 displays the results output (2008-07-07, VHDL, 133KB, 下载3次)

http://www.pudn.com/Download/item/id/506003.html
123
总计:54