维加斯16687406569客服下载搜索联合开发网

排序：按匹配按投票按下载次数按上传日期

按平台查找： All Python(5)

[VHDL/FPGA/Verilog] Code_in_place_2021_project

这是斯坦福大学2021课程的最后一个项目。此Python代码帮助您找到到vis...的优化路径...，
This is the final project for Code in Place 2021 course by Stanford University. This Python code helps you find an optimized route to visit all your destination points and return back to the starting point. Bing Maps API was used to solve the traveling salesman problem and visualize the optimized route on the map. Also, the code prints out a (2021-08-10, Python, 0KB, 下载0次)

http://www.pudn.com/Download/item/id/1694143156946396.html

[VHDL/FPGA/Verilog] VI_A

虚拟接口-实现大学FPGA的远程访问。创建于麦克马斯特大学。
Virtual Interface - enabling remote access of University FPGA s. Created at McMaster University. (2020-08-22, Python, 12694KB, 下载0次)

http://www.pudn.com/Download/item/id/1598092400116520.html

[VHDL/FPGA/Verilog] FPGA-ROS_Integration

ROS节点将DE10 Lite Intel FPGA的加速度计和片上显示器集成到Gazebo无人机模拟上。
ROS nodes to integrate the accelerometer and on-chip display of a DE10-Lite Intel FPGA onto a Gazebo UAV simulation. (2023-04-05, Python, 10KB, 下载0次)

http://www.pudn.com/Download/item/id/1680705041335332.html

[VHDL/FPGA/Verilog] sphinx-vhdl

斯芬克斯vhdl，，
sphinx-vhdl,, (2022-11-07, Python, 24KB, 下载0次)

http://www.pudn.com/Download/item/id/1667784102744955.html

[VHDL/FPGA/Verilog] pyrilog

用Python编写的融合乘加（FMA）单元Verilog生成器
Fused Multiply Add (FMA) unit Verilog generator written in Python (2018-04-26, Python, 20KB, 下载0次)

http://www.pudn.com/Download/item/id/1524703739431162.html

总计:5