联合开发网   搜索   要求与建议
                登陆    注册
排序按匹配   按投票   按下载次数   按上传日期
按分类查找All VHDL/FPGA/Verilog(12) 
按平台查找All SystemVerilog(12) 

[VHDL/FPGA/Verilog] fpga_tetris

fpga俄罗斯方块
fpga tetris (2023-12-19, SystemVerilog, 0KB, 下载0次)

http://www.pudn.com/Download/item/id/1702948497122477.html

[VHDL/FPGA/Verilog] MTRX3700_ASSIGNMENT_1

维罗格,
VERILOG, (2023-09-07, SystemVerilog, 0KB, 下载0次)

http://www.pudn.com/Download/item/id/1694086256952011.html

[VHDL/FPGA/Verilog] StepMotorDriver

CIC-560步进电机FPGA驱动程序用于普兰司琼样品一维定位训练系统的设计
FPGA driver of step motor on CIC-560 training system designing for plazmatrone sample 1-d positioning (2019-02-01, SystemVerilog, 16KB, 下载0次)

http://www.pudn.com/Download/item/id/1548984543190506.html

[VHDL/FPGA/Verilog] RSA_on_FPGA

RSA加解密的硬件实现,在FPGA上测试
Hardware implementation of RSA Encryption Decryption, tested on FPGA (2019-09-23, SystemVerilog, 8KB, 下载0次)

http://www.pudn.com/Download/item/id/1569186452684857.html

[VHDL/FPGA/Verilog] DE10-Lite_Accelerometer

SystemVerilog设计使用DE10 Lite FPGA开发板上的加速度计
SystemVerilog design to use the accelerometer on the DE10-Lite FPGA Development Board (2021-05-26, SystemVerilog, 16KB, 下载0次)

http://www.pudn.com/Download/item/id/1621966102725809.html

[VHDL/FPGA/Verilog] FPGA-ARC4-cracker

ARC4加解密实验室
ARC4 Encryption Decryption Lab (2018-05-22, SystemVerilog, 51198KB, 下载0次)

http://www.pudn.com/Download/item/id/1526925198886862.html

[VHDL/FPGA/Verilog] nand2tetris_fpga

基于fpga的nand2俄罗斯方块
nand2tetris on an fpga (2016-08-28, SystemVerilog, 705KB, 下载0次)

http://www.pudn.com/Download/item/id/1472356009466637.html

[VHDL/FPGA/Verilog] Comp541-Tetris-on-Single-Cycle-MIPS-Processor

Nexys 4板的单周期MIPS处理器,用System Verilog编写,带有俄罗斯方块演示程序
Single cycle MIPS processor for the Nexys 4 board written in System Verilog with a tetris demo program (2017-09-10, SystemVerilog, 4780KB, 下载0次)

http://www.pudn.com/Download/item/id/1504975672662514.html

[VHDL/FPGA/Verilog] verilog-halfAdder

硬件仿真采用Icarus Verilog EDA平台为半加器电路设计和测试平台。
Hardware Simulation using Icarus Verilog EDA Playground for a half adder circuit design and test bench. (2017-03-25, SystemVerilog, 1KB, 下载0次)

http://www.pudn.com/Download/item/id/1490390811908819.html

[VHDL/FPGA/Verilog] HDC-SystemVerilog-Cadio

CARDIO超维计算的实现
A implemention of Hyperdimensional Computing for CARDIO (2021-04-28, SystemVerilog, 1476KB, 下载0次)

http://www.pudn.com/Download/item/id/1619541733828707.html

[VHDL/FPGA/Verilog] TetrisFPGA

这是一个用Verilog语言编写的简单俄罗斯方块游戏项目,部署在BASYS3 FPGA开发板上,用于课程...
This is project of simple Tetris game written in Verilog langueage deployed on BASYS3 FPGA development board for course Digital electronic circuits 2 for Microelectronics in industry and medicine Field of Study on AGH University of Science and Technology in Krakow. Members: Monika Dutkowska, Micha? Kowalik. (2017-06-26, SystemVerilog, 765KB, 下载0次)

http://www.pudn.com/Download/item/id/1498444962395868.html

[VHDL/FPGA/Verilog] BASYS3-PONG

巴斯3乒乓球比赛
BASYS 3 - PONG GAME (2017-05-05, SystemVerilog, 86KB, 下载0次)

http://www.pudn.com/Download/item/id/1493983697931698.html
总计:12