本设计是用32位的并行全加器的,可以实现浮点运算!
The design is a parallel 32-bit full adder, and floating-point operations can be achieved! (2009-05-27, VHDL, 272KB, 下载8次)
差分曼彻斯特码解码的verilog代码差分曼彻斯特码解码的verilog代码
Differential Manchester code decoding verilog code (2009-04-20, VHDL, 1KB, 下载87次)