联合开发网   搜索   要求与建议
                登陆    注册
排序按匹配   按投票   按下载次数   按上传日期
按分类查找All VHDL/FPGA/Verilog(1) 
按平台查找All Multisim(1) 

[VHDL/FPGA/Verilog] 汉明码

首先先将发送端进行10分频,通过m序列发生器生成m序列的一段伪随机信号,将一位串行伪随机信号转换为四位的并行数据,经过汉明码编码器得到输出的汉明码编码,通过噪声发生器加噪得到加噪后的汉明码编码,然后对此信号进行解码和去噪的过程得出解码信号,最后再将并行的解码信号转换为串行的序列。
Firstly, the transmitter is divided into 10 frequency, a segment of m-sequence pseudo-random signal is generated by m-sequence generator, a bit of serial pseudo-random signal is converted into four bits of parallel data, the output Hamming code is obtained by hamming code encoder, the noisy Hamming code is obtained by noise generator, and then the decoded signal is obtained by decoding and de-noising the signal Finally, the parallel decoded signal is transformed into a serial sequence. (2020-04-09, Multisim, 23KB, 下载0次)

http://www.pudn.com/Download/item/id/1586410393188712.html
总计:1