联合开发网   搜索   要求与建议
                登陆    注册
排序按匹配   按投票   按下载次数   按上传日期
按分类查找All VHDL/FPGA/Verilog(6) 
按平台查找All PDF(6) 

[VHDL/FPGA/Verilog] CPLD

CPLD金典教程,有关CPLD入门,编程的教程
CPLD Golden tutorial, the introduction of CPLD programming tutorial (2015-09-10, PDF, 8359KB, 下载21次)

http://www.pudn.com/Download/item/id/1441889607975616.html

[VHDL/FPGA/Verilog] RK3066-Datasheet

rockchip rk3066数据手册,双核A9 CPU.
rockchip rk3066 DATASHEET,DULE CORE A9 CPU. (2013-08-12, PDF, 788KB, 下载57次)

http://www.pudn.com/Download/item/id/2327965.html

[VHDL/FPGA/Verilog] adaptive-filter-therory

西蒙.赫金的自适应滤波器原理,郑宝玉译。介绍了LMS、RLS、NLMS,格型RLS等滤波器,书中有详细的数学推导过程。
The Simon. Hyuk Kim adaptive filter principle, Ad Hoc translation. LMS, RLS, NLMS, Lattice RLS and other filter, the book detailed mathematical derivation. (2013-03-30, PDF, 16470KB, 下载26次)

http://www.pudn.com/Download/item/id/2179747.html

[VHDL/FPGA/Verilog] das3580sch

das3580开发板原理图,■ Altera CycloneII EP2C8Q208C8N 的FPGA器件; ■ EPCS4 – 4Mbit 串行配置器件; ■ JTAG和AS双模式下载口; ■ 512Kbyte 10ns级SRAM器件构成双数据通道; ■ Cy7c68013a_128axc高性能USB2.0控制芯片;
das3580 development board schematics, ■ Altera CycloneII EP2C8Q208C8N the FPGA device ■ EPCS4- 4Mbit serial configuration device ■ JTAG and AS dual-mode download port ■ 512Kbyte 10ns SRAM devices constitute a dual-level data channel ■ Cy7c68013a_128axc high-performance USB2.0 control chip (2010-12-03, PDF, 61KB, 下载16次)

http://www.pudn.com/Download/item/id/1367944.html

[VHDL/FPGA/Verilog] altera_nand_controller

Altera合作伙伴Eureka Technology.和Cast Inc.为Altera FPGA芯片定制的Nand flash controller IP core
Altera partner Eureka Technology. And the Cast Inc. For the Altera FPGA chip custom Nand flash controller IP core (2009-11-24, PDF, 290KB, 下载160次)

http://www.pudn.com/Download/item/id/981381.html

[VHDL/FPGA/Verilog] shejiVerilogExample

Verilog 程序例子 王金明:《Verilog HDL程序设计教程》程序例子,带说明。
Verilog procedures guo examples : "Verilog HDL Design Guide" procedures example, take note. (2007-04-12, PDF, 157KB, 下载19次)

http://www.pudn.com/Download/item/id/267071.html
总计:6