联合开发网   搜索   要求与建议
                登陆    注册
排序按匹配   按投票   按下载次数   按上传日期
按分类查找All VHDL/FPGA/Verilog(32) 
按平台查找All Verilog(32) 

[VHDL/FPGA/Verilog] bark_sync

双巴克吗同步verilog实现程序,已仿真验证
Double Buck Synchronous Implementer verilog (2023-10-21, Verilog, 2KB, 下载0次)

http://www.pudn.com/Download/item/id/1697857824464712.html

[VHDL/FPGA/Verilog] MiSTer-Arcade-Druaga

《杜拉加之塔》(以及Mappy、DigDug II、Motos)街机游戏的FPGA实现
FPGA implementation of "The Tower of Druaga" (and Mappy,DigDug II,Motos) arcade game (2019-12-18, Verilog, 1065KB, 下载0次)

http://www.pudn.com/Download/item/id/1576675838640917.html

[VHDL/FPGA/Verilog] whirlwind

任天堂娱乐系统(NES)兼容FPGA核心
Nintendo Entertainment System (NES) compatible FPGA core (2020-06-02, Verilog, 346KB, 下载0次)

http://www.pudn.com/Download/item/id/1591043164609882.html

[VHDL/FPGA/Verilog] mikrobus-upduino

用于Upduino 2 FPGA的双MikroBUS板
Dual MikroBUS board for Upduino 2 FPGA (2018-05-24, Verilog, 148KB, 下载0次)

http://www.pudn.com/Download/item/id/1527114791553548.html

[VHDL/FPGA/Verilog] nestang

NESTang是一款用Sipeed Tang Nano 20K和Primer 20K板实现的FPGA任天堂娱乐系统
NESTang is an FPGA Nintendo Entertainment System implemented with Sipeed Tang Nano 20K and Primer 20K boards (2023-05-19, Verilog, 758KB, 下载0次)

http://www.pudn.com/Download/item/id/1684479457237169.html

[VHDL/FPGA/Verilog] fpga_nes

基于FPGA的任天堂娱乐系统仿真器
FPGA-based Nintendo Entertainment System Emulator (2022-06-28, Verilog, 1346KB, 下载0次)

http://www.pudn.com/Download/item/id/1656368807532644.html

[VHDL/FPGA/Verilog] NetUP_Dual_Universal_CI-fpga

VHDL NetUP通用双DVB-CI FPGA固件
VHDL NetUP Universal Dual DVB-CI FPGA firmware (2016-09-16, Verilog, 4098KB, 下载0次)

http://www.pudn.com/Download/item/id/1474013367491566.html

[VHDL/FPGA/Verilog] Cache-Controller

基于verilog的双处理器缓存一致性缓存控制器
Cache controller based on verilog with cache coherence for two processors (2016-06-10, Verilog, 36KB, 下载0次)

http://www.pudn.com/Download/item/id/1465551510121782.html

[VHDL/FPGA/Verilog] MSI_cache_coherence

用Verilog HDL实现MSI协议双核处理器的snoopy缓存一致性
Implementing a snoopy cache coherence for dual core processor with MSI protocol using Verilog HDL (2021-04-09, Verilog, 31KB, 下载0次)

http://www.pudn.com/Download/item/id/1617935731866331.html

[VHDL/FPGA/Verilog] v

简单的FPGA双通道示波器(Spartan3、Verilog、Picoblaise)
Simple FPGA dual channel oscilloscope (Spartan3, Verilog, Picoblaze) (2014-11-27, Verilog, 11934KB, 下载0次)

http://www.pudn.com/Download/item/id/1417069343976120.html

[VHDL/FPGA/Verilog] EasyHDLLib

HDL(主要是Verilog)模块的合作手册
A coocbook of HDL (primarily Verilog) modules (2017-04-24, Verilog, 22KB, 下载0次)

http://www.pudn.com/Download/item/id/1493034524290309.html

[VHDL/FPGA/Verilog] MIPSCPU

流水线CPU设计,Quartus平台,Verilog HDL,团队合作
A Pipelined CPU design, Quartus platform, Verilog HDL, Team Work (2015-06-19, Verilog, 20373KB, 下载0次)

http://www.pudn.com/Download/item/id/1434673389301169.html

[VHDL/FPGA/Verilog] Delta-Sigma-DAC-Verilog

德尔塔-西格玛DAC FPGA
Delta Sigma DAC FPGA (2022-10-09, Verilog, 2886KB, 下载2次)

http://www.pudn.com/Download/item/id/1665306070148882.html

[VHDL/FPGA/Verilog] double_fpu

双fpu_verilog
double_fpu_verilog (2014-07-17, Verilog, 128KB, 下载0次)

http://www.pudn.com/Download/item/id/1405574692824652.html

[VHDL/FPGA/Verilog] 双电梯控制器

使用verilog实现的双电梯控制器,1-9层,仿真通过
a bi-elevator controller written in VerilgHDL, which has floor1-9, simulation passed (2020-06-17, Verilog, 245KB, 下载9次)

http://www.pudn.com/Download/item/id/1592365467223832.html

[VHDL/FPGA/Verilog] ad9767_dual_sin_wave

基于FPGA,硬件平台:ALINX与PANGO合作的PGL22G开发板、AD9767模块,软件平台:PDS。描述语言:verilog。AD9767双通道三角波产生例程。
Based on FPGA, hardware platform: pgl22g development board, ad9767 module cooperated by alinx and Pango, software platform: PDs. Description Language: Verilog. Ad9767 two channel trigonometric wave generation routine. (2019-11-19, Verilog, 665KB, 下载1次)

http://www.pudn.com/Download/item/id/1574165025603473.html

[VHDL/FPGA/Verilog] UART-DPRAM

在quartus平台下实现双扣RAM串口通信仿真
Serial Communication Simulation (2019-03-09, Verilog, 494KB, 下载2次)

http://www.pudn.com/Download/item/id/1552139615761652.html

[VHDL/FPGA/Verilog] imageScaler

1,图像缩放模块,用双三次卷积来做的。 2,实际过程中使用的模块
The image scaling module is made by double three convolution. (2018-11-14, Verilog, 22KB, 下载14次)

http://www.pudn.com/Download/item/id/1542181834694082.html

[VHDL/FPGA/Verilog] -双路高速AD(AD9226)模块板发行资料

其中包括AD9226的原理图和应用程序,可以参考完成其他编程
Including AD9226 schematics and applications, you can refer to complete other programming (2017-11-27, Verilog, 5844KB, 下载44次)

http://www.pudn.com/Download/item/id/1511759188276327.html

[VHDL/FPGA/Verilog] fpga

pid算法控制电机运动,实现fpga与dsp的双口RAM通信
PID algorithm to control motor movement, the realization of FPGA and DSP dual port RAM communication (2017-08-21, Verilog, 13097KB, 下载85次)

http://www.pudn.com/Download/item/id/1503321442693223.html
12
总计:32