Github Repo，旨在构建一个简单的双核多核SIMD处理器。48位ISA，带60+通用寄存器和6位操作码...，Github Repo that seeks to build a SIMD CISC processor. (2023-05-19, Verilog, 0KB, 下载0次)