千兆网学习代码 ISE,状态机实现数据打包,基于PHY芯片实现数据传输ethernet communication sample with verilog,state machine (2018-01-03, Verilog, 6940KB, 下载2次)