联合开发网   搜索   要求与建议
                登陆    注册
排序按匹配   按投票   按下载次数   按上传日期
按分类查找All collect(9) 
按平台查找All VHDL(9) 

[collect] sdram-fpga

用于简单SDRAM控制器的FPGA内核。,
A FPGA core for a simple SDRAM controller., (2021-11-13, VHDL, 0KB, 下载0次)

http://www.pudn.com/Download/item/id/1690686141377531.html

[collect] EDIP_library

用于基于事件的传感器处理和电机控制的事件驱动IP库,
Event-driven IP library for event-based sensors processing and motor control, (2021-06-30, VHDL, 0KB, 下载0次)

http://www.pudn.com/Download/item/id/1690684731280197.html

[collect] bladeRF-adsb

bladeRF ADS-B硬件解码器,
bladeRF ADS-B hardware decoder, (2022-02-17, VHDL, 0KB, 下载0次)

http://www.pudn.com/Download/item/id/1690626019434688.html

[collect] AtomBusMon

该项目是一个用于6502、65C02、Z80、6809和6809E 8位处理器的开源在线仿真器。请参见:,
This project is an open-source In-Circuit Emulator for the 6502, 65C02, Z80, 6809 and 6809E 8-bit processors. See:, (2022-03-01, VHDL, 0KB, 下载0次)

http://www.pudn.com/Download/item/id/1690397482824549.html

[collect] patmos

Patmos是一个时间可预测的VLIW处理器,也是T-CREST项目的处理器,
Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project, (2023-03-25, VHDL, 0KB, 下载0次)

http://www.pudn.com/Download/item/id/1690246780172236.html

[collect] UART

OSVVM UART验证组件。Uart变送器,具有奇偶校验、停止和中断错误的错误注入。UART接收机验证...,
OSVVM UART Verification Components. Uart Transmitter with error injection for parity, stop, and break errors. UART Receiver verification component with error handling for parity, stop, and break errors. (2023-06-12, VHDL, 0KB, 下载0次)

http://www.pudn.com/Download/item/id/1690196623312534.html

[collect] nvc

VHDL编译器和模拟器,
VHDL compiler and simulator, (2023-07-22, VHDL, 0KB, 下载0次)

http://www.pudn.com/Download/item/id/1690107335369972.html

[collect] KV260-Human-Detector

基于Kria KV260的3D激光雷达神经人体探测器。AMD Xilinx参加2021年自适应计算挑战赛
3D Lidar based neural human detector on Kria KV260. Part of Adaptive Computing Challenge 2021 with AMD-Xilinx (2022-03-30, VHDL, 0KB, 下载0次)

http://www.pudn.com/Download/item/id/1689408837226863.html

[collect] BrightEyes-TTM

BrightEyes时间标记模块:开源硬件,时间数字转换器,多通道,分辨率为30ps,专为荧光扫描激光显微镜设计。
BrightEyes Time-tagging module: open-source hardware, a time to digital converter, multi channels, with a resolution of 30 ps designed for fluorescence scanning laser microscopy. (2023-03-27, VHDL, 0KB, 下载0次)

http://www.pudn.com/Download/item/id/1689354282770700.html
总计:9