联合开发网   搜索   要求与建议
                登陆    注册
排序按匹配   按投票   按下载次数   按上传日期
按平台查找All VHDL(503) 

[VHDL/FPGA/Verilog] fpga_ethernet

使用Marvel 88E1111收发器提供计算机和FPGA之间的以太网连接
Provides Ethernet connection between computer and FPGA using Marvel 88E1111 transceiver (2016-11-29, VHDL, 295KB, 下载0次)

http://www.pudn.com/Download/item/id/1480400966291115.html

[VHDL/FPGA/Verilog] hardware-traffic-generator

基于FPGA的10Gbit灵活可扩展以太网流量生成器
10 Gbit s flexible and extensible Ethernet FPGA-based traffic generator (2014-10-03, VHDL, 86KB, 下载0次)

http://www.pudn.com/Download/item/id/1412314093663815.html

[VHDL/FPGA/Verilog] APS2-Comms

用于与APS2和TDM模块进行以太网通信的HDL模块
HDL modules for ethernet communications with APS2 and TDM modules (2017-06-01, VHDL, 619KB, 下载0次)

http://www.pudn.com/Download/item/id/1496308792433704.html

[以太坊] ethernet_mac

VHDL中的三模式(10 100 1000)全双工FPGA以太网MAC
Tri-mode (10 100 1000) full-duplex FPGA ethernet MAC in VHDL (2017-04-26, VHDL, 68KB, 下载0次)

http://www.pudn.com/Download/item/id/1493170717597051.html

[VHDL/FPGA/Verilog] eetop.cn_数字IC面试题__8.3整理

数字ic面试题目以及一些面试的经验,帮助ic设计工作者找到人生中的第一份工作
Digital IC interview (2017-10-19, VHDL, 41KB, 下载12次)

http://www.pudn.com/Download/item/id/1508376280972287.html

[VHDL/FPGA/Verilog] Xilinx_convolution_coder_cn_v6.1

Xilinx的Convolution Encode v6.1手册的中文版,本人翻译。可作为快速学习卷积码编码资料。
The Xilinx Convolutional Encoder v6.1 manual Chinese version, my translation. Learn as fast convolution code information. (2015-12-30, VHDL, 161KB, 下载2次)

http://www.pudn.com/Download/item/id/1451488738243878.html

[VHDL/FPGA/Verilog] MAC_2

ML605的网口部分程序,可直接下载到xilinx的ML605开发板上
MAC of ML605 (2015-06-10, VHDL, 9584KB, 下载28次)

http://www.pudn.com/Download/item/id/1433913981158116.html

[VHDL/FPGA/Verilog] M-sequence-generator-

eetop.cn_Verilog编写的M序列发生器,//产生M序列的发送信号indata(随机),并且将接收到的解码信号(decode)进行比较。发送的头10个信号为1,第11个为0,在解码的开始时期进行同步判断时用到。
prepared by the M-sequence generator eetop.cn_Verilog / / M sequences generated transmission signal indata (random), and decodes the received signal (decode) for comparison. The first 10 to send a signal to the first 11 to 0, the decoding start time is used to synchronize the judgment. (2013-10-25, VHDL, 5KB, 下载18次)

http://www.pudn.com/Download/item/id/2383514.html

[单片机开发] symcuk-2

沈阳单片机开发网,内部教案,学习单片机的好教材。
Shenyang MCU development network, internal teaching plan, learning the good material. (2012-12-08, VHDL, 102KB, 下载4次)

http://www.pudn.com/Download/item/id/2075735.html

[VHDL/FPGA/Verilog] SOPC-yuanchengjiao

基于SOPC 技术的以太网远程网桥的设计与实现
SOPC technology based on Ethernet remote bridge' s design and implementation (2011-04-04, VHDL, 159KB, 下载6次)

http://www.pudn.com/Download/item/id/1478542.html

[VHDL/FPGA/Verilog] ee224

EE224 Sjsu exam material
EE224 Sjsu exam material (2011-03-04, VHDL, 9763KB, 下载1次)

http://www.pudn.com/Download/item/id/1443809.html

[VHDL/FPGA/Verilog] insert_cword1

3G移动通信CPRI协议的实现,插入以太网控制字。
the implement of CPRI of Communication Protocol,insert the control word of Ethernet (2010-12-05, VHDL, 2KB, 下载20次)

http://www.pudn.com/Download/item/id/1369469.html

[VHDL/FPGA/Verilog] Ethernet

简易以太网测试仪,连接CPU和传输物理层数据协议转换等
Ethernet (2010-12-03, VHDL, 1740KB, 下载117次)

http://www.pudn.com/Download/item/id/1367661.html

[VHDL/FPGA/Verilog] intit

初始化网络芯片,我负责的是MAC的初始化和PHY初始化。可以试着在此基础上编写以太网。
Initialize the network chip, I am responsible for the MAC and PHY initialization initialization. Can try to write on this basis Ethernet. (2010-04-13, VHDL, 2KB, 下载66次)

http://www.pudn.com/Download/item/id/1124426.html

[VHDL/FPGA/Verilog] jiaotongdeng)

交通灯 VHDL源码 功能实现 外网摘写
VHDL source function realization of traffic lights outside the network Zhai write (2009-12-27, VHDL, 1KB, 下载6次)

http://www.pudn.com/Download/item/id/1019681.html

[VHDL/FPGA/Verilog] MAIN_RX_V10

8路视频光端机 接收侧 VHDL源码,使用了千兆以太网SERDES芯片,基于TBI接口的PCM视频传输。
8-Channel Video Optical Receiver side of VHDL source code, using the Gigabit Ethernet SERDES chip, based on the TBI interface PCM video transmission. (2009-09-04, VHDL, 1063KB, 下载207次)

http://www.pudn.com/Download/item/id/900713.html

[串口编程] 8b10b_pdf

8b10b编解码设计的pdf文章,用于现代千兆网通信,快速串行通信.
.pdf paper (2009-02-02, VHDL, 1664KB, 下载143次)

http://www.pudn.com/Download/item/id/636979.html

[VHDL/FPGA/Verilog] an499_CN

cpld 控制 8-32M sdram 控制器 maxII epm570实现。 pdf 的说明文件
CPLD control 8-32M sdram controller maxII epm570 realize. pdf documentation (2008-09-04, VHDL, 188KB, 下载94次)

http://www.pudn.com/Download/item/id/540490.html

[WEB开发] NiosII.cublog.cn

nios调试过程中发生的错误信息总结~~~ 源文件有密码~~文件名就是密码~
Debugging Nios occurred during the summing up of the error message source files ~ ~ ~ ~ ~ Have a password file name is the password ~ (2008-08-28, VHDL, 295KB, 下载16次)

http://www.pudn.com/Download/item/id/536684.html

[嵌入式/单片机/硬件编程] Nios_II_beginning(CN)

NIOS_II,开发文档,中文描述,比较适合于新手,可以帮助了解NIOS开发全过程。
NIOS_II, development documents, the Chinese description, suitable for novice, can help to understand the development of the whole process of NIOS. (2008-07-09, VHDL, 974KB, 下载8次)

http://www.pudn.com/Download/item/id/507192.html