联合开发网   搜索   要求与建议
                登陆    注册
排序按匹配   按投票   按下载次数   按上传日期
按平台查找All VHDL(406) 

[以太坊] Ethernet

OSVVM以太网库
OSVVM Ethernet Library (2024-01-01, VHDL, 0KB, 下载0次)

http://www.pudn.com/Download/item/id/1704173009286849.html

[VHDL/FPGA/Verilog] Ethernet_10G_VHDL

以太网10G VHDL,,
Ethernet 10G VHDL,, (2023-09-07, VHDL, 0KB, 下载0次)

http://www.pudn.com/Download/item/id/1694089241798543.html

[VHDL/FPGA/Verilog] neural-network-vhdl

神经网络vhdl,,
neural-network-vhdl,, (2021-10-12, VHDL, 13KB, 下载2次)

http://www.pudn.com/Download/item/id/1634017330694667.html

[VHDL/FPGA/Verilog] eth_Management_interface

千兆网的FPGA代码,非常有用的,请大家阅读
ethernet verilog coding,please read it and download it (2020-10-04, VHDL, 5KB, 下载1次)

http://www.pudn.com/Download/item/id/1601815914705568.html

[VHDL/FPGA/Verilog] my_emac

modelsim仿真网口MAC收发数据包的实现代码
Modelsim simulation port MAC transceiver packet implementation code (2017-04-24, VHDL, 2KB, 下载3次)

http://www.pudn.com/Download/item/id/1492999848135404.html

[VHDL/FPGA/Verilog] ethernet_tri_mode

FPGA 10M/100M/1000M以太网IP核源码,外接88e1111phy芯片进行了仿真验证,对FPGA 以太网MAC层开发人员非常有用
The FPGA 10 m/100 m/1000 m Ethernet IP core source code, an external 88 e1111phy chip simulation verification, is very useful for developers FPGA Ethernet MAC layer (2015-10-12, VHDL, 4342KB, 下载211次)

http://www.pudn.com/Download/item/id/1444628293374055.html

[VHDL/FPGA/Verilog] 10_100M-Ethernet-

10M 100M 以太网 Verilog 源代码 wishbone总线接口
10M 100M Ethernet WISHBONE Verilog sourcecode (2015-07-24, VHDL, 87KB, 下载21次)

http://www.pudn.com/Download/item/id/1437701560891153.html

[VHDL/FPGA/Verilog] Three-speed-Ethernet-Verilog-source

Verilog的三速以太网源程序,文件中包含源程序和测试程序.
Three-speed Ethernet Verilog source (2015-03-23, VHDL, 127KB, 下载19次)

http://www.pudn.com/Download/item/id/1427092618422217.html

[超算/并行计算] eth_crc

32 位CRC并行计算,实现以太网32bit校验值的并行计算非常有用
32 bit CRC Caculate (2014-06-19, VHDL, 2KB, 下载3次)

http://www.pudn.com/Download/item/id/2570377.html

[其他书籍] cn_DW-Ethernet-Universal-databook

cn_DW以太网通用databook.pdfcn_DW以太网通用databook.pdf
cn_DW Ethernet Universal databook.pdf (2013-12-08, VHDL, 1611KB, 下载5次)

http://www.pudn.com/Download/item/id/2420924.html

[VHDL/FPGA/Verilog] ethernet_v1_1

网口程序代码,MAC控制代码,已经过验证
Network interface code, MAC control codes (2013-11-26, VHDL, 10491KB, 下载12次)

http://www.pudn.com/Download/item/id/2410322.html

[VHDL/FPGA/Verilog] gmii_tx_mac

实现千兆以太网数据发送,通过GMII接口向PHY写数据,控制PHY发送数据。
Implementation of Gigabit Ethernet data transmission, write data to the PHY through the GMII interface, control PHY data. (2013-08-08, VHDL, 5KB, 下载100次)

http://www.pudn.com/Download/item/id/2325756.html

[VHDL/FPGA/Verilog] DATA_SEND1

基于w5300的以太网数据传输的vhdl程序
Ethernet data transmission based on w5300 VHDL program (2013-03-29, VHDL, 4KB, 下载178次)

http://www.pudn.com/Download/item/id/2178082.html

[VHDL/FPGA/Verilog] ethmac10_100M

以太网IP Core 它实现10/100 Mbps的MAC控制器功能。它是在IEEE802.3和802.3u 标准下设计实现的。
The Ethernet IP Core is a 10/100 Media Access Controller (MAC). It consists of a synthesizable Verilog RTL core that provides all features necessary to implement the Layer 2 protocol of the Ethernet standard. It is designed to run according to the IEEE 802.3 and 802.3u specifications that define the 10 Mbps and 100 Mbps Ethernet standards, respectively. (2013-02-26, VHDL, 18482KB, 下载39次)

http://www.pudn.com/Download/item/id/2141728.html

[VHDL/FPGA/Verilog] CRC_for_8023

基于802.3以太网协议的CRC校验程序,使用VHDL语言,4位数据并行执行
CRC inspection program based on the 802.3 Ethernet protocol, the use of VHDL, four data parallel execution (2013-01-09, VHDL, 720KB, 下载11次)

http://www.pudn.com/Download/item/id/2111411.html

[VHDL/FPGA/Verilog] ethernet_tri_mode_latest.tar

千兆网络的FPGA实现,VHDL代码实现的,严格代码风格
FPGA implementation of Gigabit networks, VHDL code implemented strict code style (2012-10-16, VHDL, 3124KB, 下载72次)

http://www.pudn.com/Download/item/id/2017333.html

[VHDL/FPGA/Verilog] Modelsim10.0.crack.by.EFA

Modelsim10.0.crack.by.EFA,请买不起正版的学习者使用,请勿用于商业用途
Modelsim10.0.crack.by.EFA, you can not afford genuine learners, do not for commercial use (2011-03-09, VHDL, 1141KB, 下载121次)

http://www.pudn.com/Download/item/id/1448888.html

[VHDL/FPGA/Verilog] xdtxylysj

一本很好的讲解通讯方面的书籍,主要包括电话通信网,移动通信网等等
a very good book that intoduce the knowledge of communication (2010-11-11, VHDL, 1470KB, 下载5次)

http://www.pudn.com/Download/item/id/1342279.html

[VHDL/FPGA/Verilog] idea_latest.tar

整数模加器的一种硬件设计方法,在深入分析模加运算的实现基础上,提出了一种模加运算的实现方案,并论证了该方案的正确性。基于这种实现方案.设计并验证了一块实现l6位模加运算的逻辑电路,仿真结果表明了电路的正确性和设计方案的可行性。
A hardware design method of integer modular adder. (2010-01-14, VHDL, 709KB, 下载7次)

http://www.pudn.com/Download/item/id/1040176.html

[VHDL/FPGA/Verilog] E1

在国际标准组织开放式系统互联(OSI)参考模型下,以太网是第二层协议。10G以太网使用IEEE(电气与电子工程师学会)802.3以太网介质访问控制协议(MAC)、IEEE 802.3以太网帧格式以及IEEE 802.3最小和最大帧尺寸。
In the International Standards Organization Open Systems Interconnect (OSI) reference model, Ethernet is the second-layer protocol. 10G Ethernet using the IEEE (Institute of Electrical and Electronics Engineers) 802.3 Ethernet Media Access Control Protocol (MAC), IEEE 802.3 Ethernet frame format, as well as the minimum and maximum IEEE 802.3 frame size. (2009-12-17, VHDL, 1683KB, 下载48次)

http://www.pudn.com/Download/item/id/1008422.html
总计:406