联合开发网   搜索   要求与建议
                登陆    注册
排序按匹配   按投票   按下载次数   按上传日期
按分类查找All 处理器开发(214) 
按平台查找All Verilog(214) 

[处理器开发] RISC-processor-Verilog

Verilog中的RISC(精简指令集计算机)处理器
RISC (Reduced Instruction Set Computer) processor in Verilog (2024-03-30, Verilog, 0KB, 下载0次)

http://www.pudn.com/Download/item/id/1711885396186233.html

[处理器开发] Chenhui_RV32

32位riscv内核,具有LDPC编解码器模型
A 32-bit riscv core, with LDPC codec model (2024-03-19, Verilog, 0KB, 下载0次)

http://www.pudn.com/Download/item/id/1711021595414895.html

[处理器开发] Single-Cycle-Risc-V-processor

单周期RISC-V微体系结构处理器
Single Cycle RISC-V Micro Architecture Processor (2024-03-03, Verilog, 0KB, 下载0次)

http://www.pudn.com/Download/item/id/1709448435564288.html

[处理器开发] vesp-alpha

用于嵌入式应用的基于RISC-V的学生处理器。
RISC-V based student processor for embedded applications. (2024-02-06, Verilog, 0KB, 下载0次)

http://www.pudn.com/Download/item/id/1707385702404382.html

[处理器开发] Ditty_systems

基于RISC V处理器的Ditty系统设计
Design of Ditty system using RISC V processor (2023-12-04, Verilog, 0KB, 下载0次)

http://www.pudn.com/Download/item/id/1701859530715009.html

[处理器开发] Cs-385-Semester-Project

16位5级流水线Mips处理器
16-bit 5 stage pipelined Mips processor (2023-05-09, Verilog, 2268KB, 下载0次)

http://www.pudn.com/Download/item/id/1687216838805545.html

[处理器开发] Single-Cycle-RISCV-Processor

创建该存储库是为了构建单周期处理器,并将其转换为5级流水线处理器容量...
This repository is created to build a single cycle processor and converting it to a 5-stage pipelined processor capable of executing a bubble sort program. (2020-08-21, Verilog, 17KB, 下载0次)

http://www.pudn.com/Download/item/id/1687216838502751.html

[处理器开发] YPU

一个RISC-V玩具模拟器,基于单问题tomasulo算法。
A RISC-V toy-simulator, based on single-issue tomasulo algorithm. (2021-12-04, Verilog, 23511KB, 下载0次)

http://www.pudn.com/Download/item/id/1687216812771446.html

[处理器开发] RISC-V-Processor

32位RISC-V处理器在Verilog中的实现
My implementation of a 32-bit RISC-V processor in Verilog (2019-05-09, Verilog, 37420KB, 下载0次)

http://www.pudn.com/Download/item/id/1687216780255352.html

[处理器开发] RISC-V-Verilog-Processor

用Verilog实现RISC-V语言的中央处理器
A Central Processing Unit Implementation for RISC-V language using Verilog (2021-11-21, Verilog, 14662KB, 下载0次)

http://www.pudn.com/Download/item/id/1687216774451209.html

[处理器开发] Dobby_RISCV

从规范到gds生成的RISC-V处理器设计。
A RISC-V processor design from specifications to gds generation. (2022-01-22, Verilog, 2485KB, 下载0次)

http://www.pudn.com/Download/item/id/1687216761374420.html

[处理器开发] RISC-Processor-on-FPGA

五级RISC-V(-ish)处理器的Verilog实现
Verilog implimentation of a 5-stage RISC-V (-ish) processor (2023-03-30, Verilog, 1162KB, 下载0次)

http://www.pudn.com/Download/item/id/1687216761367754.html

[处理器开发] riscv-pipelined

Verilog中的流水线RISC-V 64位处理器实现
Pipelined RISC-V 64-bit processor implementation in Verilog (2021-07-12, Verilog, 17KB, 下载0次)

http://www.pudn.com/Download/item/id/1687216755890148.html

[处理器开发] DLPR32

RISC V 32位,支持GRU处理器设计
RISC V 32 bit with GRU enable Processor design (2022-07-18, Verilog, 25KB, 下载0次)

http://www.pudn.com/Download/item/id/1687216713981541.html

[处理器开发] XiBus

基于Verilog的Risc5 CPU NuBus控制器的实现
Implementation of NuBus controller with Verilog for Risc5 CPU (2021-12-11, Verilog, 73KB, 下载0次)

http://www.pudn.com/Download/item/id/1687216660939584.html

[处理器开发] Processor_32bit_RISC_verilog

verilog中的单周期处理器。
Single cycle processor in verilog. (2018-01-30, Verilog, 724KB, 下载0次)

http://www.pudn.com/Download/item/id/1687216642120441.html

[处理器开发] rv-compressed

RISC-V内核的压缩指令解码器(C扩展)。
Compressed instruction decoder (C-extension) for RISC-V Cores. (2021-09-30, Verilog, 7KB, 下载0次)

http://www.pudn.com/Download/item/id/1687216625644686.html

[处理器开发] alice5

基于RISC-V的SPIR-V片段着色器GPU内核
SPIR-V fragment shader GPU core based on RISC-V (2021-05-26, Verilog, 5557KB, 下载0次)

http://www.pudn.com/Download/item/id/1687216241477060.html

[处理器开发] ictown_m0

ARM 处理器开发 VerilogHDL
Development of ARM Cortex Microprocessor (2019-02-20, Verilog, 1318KB, 下载4次)

http://www.pudn.com/Download/item/id/1550656974380019.html

[处理器开发] STM32F10x

STM32F10x微控制器参考手册(2009年12月第10版)
STM32F10x microcontroller reference manual (December 2009 Tenth Edition) (2018-04-04, Verilog, 11000KB, 下载4次)

http://www.pudn.com/Download/item/id/1522788579987401.html
总计:214