联合开发网   搜索   要求与建议
                登陆    注册
排序按匹配   按投票   按下载次数   按上传日期
按分类查找All 系统设计方案(1) 
按平台查找All VHDL(1) 

[系统设计方案] Digital_System_Design_using_VHDL

1.能正常计时。显示模式分为24小时制和12小时制。其中12小时制须显示上、下午。“时”、“分”、“秒”都要显示。 2.具有快速校准时、分、秒的功能。手动校准,用一个功能键选择校时、校分功能,用另一功能键调校对应时、分数值。 3.整点自动报时。在离整点10s时,便自动发出鸣叫声,步长1s,每隔1s鸣叫一次,前四响是低音,最后一响为高音,最后一响结束为整点。
1. To resume normal time. Display mode is divided into 24-hour and 12-hour clock. Including 12-hour clock to be displayed on the afternoon. "Time", "sub", "seconds" must be displayed. 2. Fast calibration, minutes and seconds functions. Manual calibration, using a function button to select the school, the school hours functions, corresponding with another function key set, the score values. 3. The whole point of automatic timekeeping. The whole point away from the 10s, they automatically send calls, step 1s, at intervals of 1s tweet once, the first four bass sound is the last one for the treble ring, ring the end of the last one for the whole point. (2009-12-22, VHDL, 155KB, 下载6次)

http://www.pudn.com/Download/item/id/1013825.html
总计:1