联合开发网   搜索   要求与建议
                登陆    注册
排序按匹配   按投票   按下载次数   按上传日期
按分类查找All VHDL/FPGA/Verilog(12) 
按平台查找All Others(12) 

[VHDL/FPGA/Verilog] shuzizhong

基于basys2的简易数字钟,包含校时功能
A simple digital clock base on basys2 board, including timing function. (2016-05-13, Others, 414KB, 下载11次)

http://www.pudn.com/Download/item/id/1463133153670184.html

[VHDL/FPGA/Verilog] digital_clock

数字钟的设计,系统分为5个模块,Freq_div模块,Clock_cnt模块,Clock_ctl模块,Key_ctl模块和Display模块。系统目标:用8个LED 显示时间,如9点25分10秒显示为,09-25-10。(2)设置2个按键,按键SET用于工作模式选择,按键UP用于校时。
Digital clock design, the system is divided into five modules, Freq_div module, Clock_cnt module, Clock_ctl module, Key_ctl module and Display Module. System goal: 8 LED display time as 9:25:10 displayed as ,09-25-10. (2) Set two buttons SET button for mode selection button when UP for school. (2014-03-28, Others, 1561KB, 下载2次)

http://www.pudn.com/Download/item/id/2496827.html

[VHDL/FPGA/Verilog] Digital-clock

数字时钟6位数码管显示。主要器件为74ls48和74ls160 /74ls161。功能:1.显示时、分、秒。2. 可以24小时制或12小时制。3. 具有校时功能
Digital clock six digital tube display. Main components of 74ls48 and 74ls160/74ls161. Features: 1. Shows hours, minutes, seconds. (2) a 24-hour or 12-hour clock. 3 a school function (2013-07-18, Others, 490KB, 下载7次)

http://www.pudn.com/Download/item/id/2308748.html

[VHDL/FPGA/Verilog] lab14

DE2平台上实现的数字钟,包含时、分、秒的24小时制时间系统,有校时,准点报时,整点广播等功能。
DE2 platform digital clock, contains, minutes, seconds, 24-hour time system, school, prospective point of time, the whole point of broadcasting. (2013-01-05, Others, 1111KB, 下载5次)

http://www.pudn.com/Download/item/id/2106743.html

[VHDL/FPGA/Verilog] chengxu

数字时钟,可以实现(1) 显示日期功能(年、月、日、时、分、秒以及) (2) 可通过按键切换年、月、日及时、分、秒的显示状态 (3) 可随时调校年、月、日或时、分、秒 (4) 可每次增减一进行时间调节 (5) 可动态完整显示年份,实现真正的万年历显示 (6) 可显示温度
Digital clock, can be achieved (1) the date function (year, month, day, hour, minute, seconds as well) (2) through the key switch the year, month, day in a timely manner, minute, second display state (3) at any time adjust the year, month, day or time, minutes, seconds (4) can be added or deleted, a time adjustment (5) can be dynamically complete display Year, the real calendar display (6) to display temperature (2012-10-15, Others, 231KB, 下载6次)

http://www.pudn.com/Download/item/id/2015849.html

[VHDL/FPGA/Verilog] clock

用verilog编写的闹钟程序,含闹钟设置,计时,校时模块。
With verilog write alarm clock program, including alarm, timing, when the module. (2012-05-17, Others, 392KB, 下载6次)

http://www.pudn.com/Download/item/id/1874649.html

[VHDL/FPGA/Verilog] EWB_eclock

用方波信号发生器发出1HZ的稳定的方波信号作为CP信号输入 ,秒计数器满60向分计数器进位,分计数器满60向小时进位,小时计数器按“23翻0”规律计数,计数器经译码器送到显示器;计数出现误差可用校时电路进行校时、校分、校秒。并具有可整点报时与定时闹钟的功能。 本数字钟的功能列表如下: 1)基本功能:秒、分钟、小时计时、显示及校对; 2)整点报时功能:在每小时59分50秒开始500Hz频率发声提示,整点时1000Hz发声,之后声音停止; 3)定时报闹功能:可设定闹钟定点报闹,可用开关关闭;
Square wave signal generator with a 1 HZ stability of square wave signal as CP signal input, counter full 60 seconds to points counter carry and points to counter full 60 hours carry and hours counter press "23 turn 0" rule count, the counter decoder to display Count serious error when the circuit can be used when the school, the school to points, the school to seconds. And has the time and timing of the alarm clock function. The function of the digital clock listed below: 1) the basic function: seconds, minutes, hours timer, display and proofreading 2) hourly chime function: every hour on 59 points 50 seconds began to 500 Hz frequency voice prompt, the hour 1000 Hz uttered his voice, the voice after stop 3) set times make function: to set the alarm clock fixed-point report make, can be used to switch to shut down (2012-03-20, Others, 675KB, 下载6次)

http://www.pudn.com/Download/item/id/1800589.html

[VHDL/FPGA/Verilog] EDACLOCK

用VHDL语言编写数字钟的程序,实现数字钟的完整功能,如计时、校时、闹钟和整点报时
Digital clock using VHDL language programs, digital clock several functions, such as timing, timing, alarm and hourly chime (2012-01-08, Others, 386KB, 下载5次)

http://www.pudn.com/Download/item/id/1752820.html

[VHDL/FPGA/Verilog] shizihong

用VHDL语言编写数字钟的程序,实现数字钟的几个功能,如计时、校时、闹钟和整点报时
Digital clock using VHDL language programs, digital clock several functions, such as timing, timing, alarm and hourly chime (2012-01-08, Others, 2KB, 下载4次)

http://www.pudn.com/Download/item/id/1752819.html

[VHDL/FPGA/Verilog] complete

用Verilog编写的数字钟与汽车尾灯模块。其中数字钟具有时间显示的基本功能,按键校时校分,闹钟模块(包含校时校分),仿电台报时(四低一高),整点报时,12-24显示切换等强大功能。
With a digital clock in Verilog modules and automotive taillights. Digital clock which displays the basic functions of a time, school hours when school keys, alarm clock module (including school hours at school), imitation radio repeater (four low-high), the whole point timekeeping ,12-24 shows switching power. (2011-06-26, Others, 235KB, 下载3次)

http://www.pudn.com/Download/item/id/1580889.html

[VHDL/FPGA/Verilog] Calendar

① 用EDA实训仪的I/O设备和PLD芯片实现数字日历的设计。 ② 数字日历能够显示年、月、日、时、分和秒。 ③ 用EDA实训仪上的8只八段数码管分两屏分别显示年、月、日和时、分、秒,即在一定时间段内显示年、月、日(如20080101),然后在另一时间段内显示时、分、秒(如00123625),两个时间段能自动倒换。 ④ 数字日历具有复位和校准年、月、日、时、分、秒的按钮,但校年和校时同用一个按钮,即在显示年、月、日时用此按钮校年,在显示时、分、秒时则用此按钮校时,依此类推。
① The EDA training instrument I/O devices and PLD chip digital calendar design. ② Figures calendar can display year, month, day, hours, minutes and seconds. ③ instrument training with EDA eight out of eight two-screen digital display, respectively, year, month, day and hour, minute, second, that a certain period of time shows year, month, day (eg 20080101), then another period of time shows hours, minutes, seconds (eg, 00123625), automatically switching the two time periods. ④ reset and calibrated with a digital calendar year, month, day, hour, minute, second button, but when the school year and school with a button that displays the year, month, day use this button when the school year, when the display , minutes, seconds, use this button to school, and so on. (2011-06-22, Others, 4878KB, 下载12次)

http://www.pudn.com/Download/item/id/1576413.html

[VHDL/FPGA/Verilog] NumClock

基于Altera公司系列FPGA(Cyclone EP1C3T144C8)、Verilog HDL、MAX7219数码管显示芯片、4X4矩阵键盘、TDA2822功放芯片及扬声器等实现了《电子线路设计• 测试• 实验》课程中多功能数字钟实验所要求的所有功能和其它一些扩展功能。包括:基本功能——以数字形式显示时、分、秒的时间,小时计数器为同步24进制,可手动校时、校分;扩展功能——仿广播电台正点报时,任意时刻闹钟(选做),自动报整点时数(选做);其它扩展功能——显示年月日(能处理大月小月,可手动任意设置年月日),秒表(包括开始、暂停和清零)。
based Altera FPGA series (Cyclone EP1C3T144C8) , Verilog HDL, MAX7219 Digital Display chips, 4x4 matrix keyboard, TDA2822 chip power amplifier and loudspeakers of the "Electronic Circuit Design (2007-04-17, Others, 23KB, 下载226次)

http://www.pudn.com/Download/item/id/269581.html
总计:12