联合开发网   搜索   要求与建议
                登陆    注册
排序按匹配   按投票   按下载次数   按上传日期
按分类查找All 区块链开发(1) 
按平台查找All SystemVerilog(1) 

[区块链开发] 8-Bit-Even-up-Counter-SystemVerilog

使用八个D触发器的链创建计数偶数的计数器。开发了一个基于OOP的测试平台和软件包,以实现...,
Counter that counts even numbers is created using a chain of eight D flip-flops. An OOP-based test bench and a package is developed to verify the counter s functionality as a black box and compare its output against the expected even number sequence. The design was implemented in two approaches i.e, asynchronous and synchronous structures. (2023-10-13, SystemVerilog, 0KB, 下载0次)

http://www.pudn.com/Download/item/id/1697245016114683.html
总计:1