时钟模块之一：二进制转BCD码verilog源代码FPGA advantage编程环境clock module : BCD switch binary source code Verilog FPGA advantage programming environment (2006-07-19, SQL, 1KB, 下载38次)